Roll No.:

328356(28)

B. E. (Third Semester) Examination, April-May 2020

(New Scheme)

(Et&T Branch)

DIGITAL LOGIC DESIGN

Time Allowed: Three hours

Maximum Marks: 80

Minimum Pass Marks: 28

Note: Attempt all questions. All questions carry equal marks. Part (a) of each question is compulsory.

Attempt any two question from (b), (c) & (d) part.

Assume suitable data wherever necessary.

Unit-I

- 1. (a) Define self complementing codes with examples. 2
 - (b) State and prove De Morgan's theorem.

7

7

- (i) $AB + A\overline{B}C + B\overline{C} = AC + B\overline{C}$
- (ii) $A\overline{B}C + B + B\overline{D} + AB\overline{D} + \overline{A}C = B + C$
- (d) What is Excess-3 code? Why Excess-3 code is called a self-complementing code. Express 129 to an Excess-3 code.

Unit-II

2. (a) What is meant by don't care condition?

2

7

(b) Given the logic equation

$$f = ABC + B\overline{C}D + \overline{A}BC$$

- (i) Make a Truth table
- (ii) Simplify using k-map
- (iii) Realize f using NAND gates only
- (c) Simplify the following Boolean function into
 - (i) Sum-of-Products (SOP) form and
 - (ii) Product-of-sums (POS) form and realize if using basic gates

$$f(A, B, C, D) = \sum (0, 1, 2, 5, 8, 9, 10)$$

(d) Using Quine-McClusky (Tabular) method, obtain the minimal expression for.

$$f = \sum m(6,7,8,9) + d(10,11,12,13,14,15)$$

Unit-III

3. (a) What do you mean by combinational ckt?

(b) Design a full adder using two half adder and OR gate.

- (c) Design a 4-bit Gray-to-Binary code converter. 7
- (d) Design an Even Parity Bit generator for a 4-bit input. 7

Unit-IV

4. (a) What is a Race Condition.

(b) Explain Master-slave flip-flop constructed from two R-s flip-flop.

- (c) Explain *BCD* ripple counter and draw it logic diagram and timing diagram.
- (d) Briefly explain the design of sequence delector using Mealy type finite state machine.

2

7

2

7

7

7

[4]

Unit-V

5.	(a) What are the different types of logic families used in digital cuts?	2
	(b) Draw the circuit diagram of CMOS NAND gate and explain the operation. List the main advantages of CMOS gate.	7
	(c) What are the characteristics of ECL family?	7
	(d) Draw the circuit of RTL using NOR gate and explain	
	it is the simple of the trapern than a rate was the significant.	7
	thi I with the Memorskava dip-thip valve and in the I fill	
	(d) Briefly explain the design of avquence deligner using	
	Menty type firms one maken.	